Formal Modelling of Electronic Circuits Using Event-B
Identifieur interne : 006B96 ( Main/Curation ); précédent : 006B95; suivant : 006B97Formal Modelling of Electronic Circuits Using Event-B
Auteurs : Yann Zimmermann [France] ; Stefan Hallerstede [France] ; Dominique Cansell [France]Source :
Abstract
Abstract: This chapter presents cha resents a study of the SAE J1708 Serial Communication link described in [1]. The study is carried out in Event-B, an extension of the B method. The system is implemented and decomposed using step-wise refinement. We p resent how to derive with this method a cycle-accurate hardware model. The model of the communication link system is composed of an arbitrary, itra finite, number of identical components that run concurrently. The model contains synchronization of these components required to control access to the communication link. At the end of the refinement we obtain an implementable model of the components which is translated into VHDL. The generated VHDL design is synthesizable, meaning that the implementable B model is synthesizable as well.
Url:
DOI: 10.1007/978-1-4020-2867-0_13
Links toward previous steps (curation, corpus...)
- to stream Istex, to step Corpus: Pour aller vers cette notice dans l'étape Curation :001869
- to stream Istex, to step Curation: Pour aller vers cette notice dans l'étape Curation :001850
- to stream Istex, to step Checkpoint: Pour aller vers cette notice dans l'étape Curation :001805
- to stream Main, to step Merge: Pour aller vers cette notice dans l'étape Curation :006F00
Links to Exploration step
ISTEX:6A0B31F6B4CE50E9B7798BD1B4E4656F0774FCBCLe document en format XML
<record><TEI wicri:istexFullTextTei="biblStruct"><teiHeader><fileDesc><titleStmt><title xml:lang="en">Formal Modelling of Electronic Circuits Using Event-B</title><author><name sortKey="Zimmermann, Yann" sort="Zimmermann, Yann" uniqKey="Zimmermann Y" first="Yann" last="Zimmermann">Yann Zimmermann</name></author><author><name sortKey="Hallerstede, Stefan" sort="Hallerstede, Stefan" uniqKey="Hallerstede S" first="Stefan" last="Hallerstede">Stefan Hallerstede</name></author><author><name sortKey="Cansell, Dominique" sort="Cansell, Dominique" uniqKey="Cansell D" first="Dominique" last="Cansell">Dominique Cansell</name><affiliation><country>France</country><placeName><settlement type="city">Nancy</settlement><region type="region" nuts="2">Grand Est</region><region type="region" nuts="2">Lorraine (région)</region></placeName><orgName type="team" n="7">Mosel (Loria)</orgName><orgName type="lab">Laboratoire lorrain de recherche en informatique et ses applications</orgName><orgName type="university">Université de Lorraine</orgName><orgName type="EPST">Centre national de la recherche scientifique</orgName><orgName type="EPST">Institut national de recherche en informatique et en automatique</orgName></affiliation></author></titleStmt><publicationStmt><idno type="wicri:source">ISTEX</idno><idno type="RBID">ISTEX:6A0B31F6B4CE50E9B7798BD1B4E4656F0774FCBC</idno><date when="2004" year="2004">2004</date><idno type="doi">10.1007/978-1-4020-2867-0_13</idno><idno type="url">https://api.istex.fr/ark:/67375/HCB-M8MLXLJC-W/fulltext.pdf</idno><idno type="wicri:Area/Istex/Corpus">001869</idno><idno type="wicri:explorRef" wicri:stream="Istex" wicri:step="Corpus" wicri:corpus="ISTEX">001869</idno><idno type="wicri:Area/Istex/Curation">001850</idno><idno type="wicri:Area/Istex/Checkpoint">001805</idno><idno type="wicri:explorRef" wicri:stream="Istex" wicri:step="Checkpoint">001805</idno><idno type="wicri:Area/Main/Merge">006F00</idno><idno type="wicri:Area/Main/Curation">006B96</idno></publicationStmt><sourceDesc><biblStruct><analytic><title level="a" type="main" xml:lang="en">Formal Modelling of Electronic Circuits Using Event-B</title><author><name sortKey="Zimmermann, Yann" sort="Zimmermann, Yann" uniqKey="Zimmermann Y" first="Yann" last="Zimmermann">Yann Zimmermann</name><affiliation wicri:level="3"><country xml:lang="fr">France</country><wicri:regionArea>KeesDA, Centre Equation, 2 Avenue de Vignate, 38610, Gières;</wicri:regionArea><placeName><region type="region" nuts="2">Auvergne-Rhône-Alpes</region><region type="old region" nuts="2">Rhône-Alpes</region><settlement type="city">Gières;</settlement></placeName></affiliation><affiliation wicri:level="3"><country xml:lang="fr">France</country><wicri:regionArea>LORIA, BP 239, 54506, Vandoeuvre-Lès-Nancy Cedex</wicri:regionArea><placeName><region type="region" nuts="2">Grand Est</region><region type="old region" nuts="2">Lorraine (région)</region><settlement type="city">Vandœuvre-lès-Nancy</settlement></placeName></affiliation></author><author><name sortKey="Hallerstede, Stefan" sort="Hallerstede, Stefan" uniqKey="Hallerstede S" first="Stefan" last="Hallerstede">Stefan Hallerstede</name><affiliation wicri:level="3"><country xml:lang="fr">France</country><wicri:regionArea>KeesDA, Centre Equation, 2 Avenue de Vignate, 38610, Gières;</wicri:regionArea><placeName><region type="region" nuts="2">Auvergne-Rhône-Alpes</region><region type="old region" nuts="2">Rhône-Alpes</region><settlement type="city">Gières;</settlement></placeName></affiliation></author><author><name sortKey="Cansell, Dominique" sort="Cansell, Dominique" uniqKey="Cansell D" first="Dominique" last="Cansell">Dominique Cansell</name><affiliation wicri:level="3"><country xml:lang="fr">France</country><wicri:regionArea>LORIA, BP 239, 54506, Vandoeuvre-Lès-Nancy Cedex</wicri:regionArea><placeName><region type="region" nuts="2">Grand Est</region><region type="old region" nuts="2">Lorraine (région)</region><settlement type="city">Vandœuvre-lès-Nancy</settlement></placeName><placeName><settlement type="city">Nancy</settlement><region type="region" nuts="2">Grand Est</region><region type="region" nuts="2">Lorraine (région)</region></placeName><orgName type="team" n="7">Mosel (Loria)</orgName><orgName type="lab">Laboratoire lorrain de recherche en informatique et ses applications</orgName><orgName type="university">Université de Lorraine</orgName><orgName type="EPST">Centre national de la recherche scientifique</orgName><orgName type="EPST">Institut national de recherche en informatique et en automatique</orgName></affiliation></author></analytic><monogr></monogr></biblStruct></sourceDesc></fileDesc><profileDesc><textClass></textClass></profileDesc></teiHeader><front><div type="abstract" xml:lang="en">Abstract: This chapter presents cha resents a study of the SAE J1708 Serial Communication link described in [1]. The study is carried out in Event-B, an extension of the B method. The system is implemented and decomposed using step-wise refinement. We p resent how to derive with this method a cycle-accurate hardware model. The model of the communication link system is composed of an arbitrary, itra finite, number of identical components that run concurrently. The model contains synchronization of these components required to control access to the communication link. At the end of the refinement we obtain an implementable model of the components which is translated into VHDL. The generated VHDL design is synthesizable, meaning that the implementable B model is synthesizable as well.</div></front></TEI></record>Pour manipuler ce document sous Unix (Dilib)
EXPLOR_STEP=$WICRI_ROOT/Wicri/Lorraine/explor/InforLorV4/Data/Main/Curation
HfdSelect -h $EXPLOR_STEP/biblio.hfd -nk 006B96 | SxmlIndent | more
Ou
HfdSelect -h $EXPLOR_AREA/Data/Main/Curation/biblio.hfd -nk 006B96 | SxmlIndent | more
Pour mettre un lien sur cette page dans le réseau Wicri
{{Explor lien
|wiki= Wicri/Lorraine
|area= InforLorV4
|flux= Main
|étape= Curation
|type= RBID
|clé= ISTEX:6A0B31F6B4CE50E9B7798BD1B4E4656F0774FCBC
|texte= Formal Modelling of Electronic Circuits Using Event-B
}}
| This area was generated with Dilib version V0.6.33. |  |